Table 1 Gate depth per sublayer in terms of maximal number of operations on a single qubit, subject to the unitaries whose schematic is given in Fig. 4. Note that the multi-qubit sublayers contain staggered multi-qubit gates of the types given in Fig. 3 and Fig. 6