Figure 17From: Designs of the divider and special multiplier optimizing T and CNOT gatesThe Clifford + T circuit of FMM for the 4-bit special multiplierBack to article page